Abstract
INTRODUCTION
Undoubtedly the impact the technology has made on our day to day life in the last two decade or so is clearly overwhelming. With ever increasing demand from customers for better services and increased competition in the market it becomes absolutely vital for the service providers to ensure that their systems are subjected to very stringent performance testing measures. One such most widely used metric for determining the reliability of a digital communication system is the bit error rate (BER). [1] [2] This paper performs the bit error rate validation of a digital baseband wireless communication systems on an FPGA. The proposed BERT integrates the various modules of a communication system like the transmitter, receiver and AWGN channel onto an FPGA. The system performance will also be evaluated for a 2/2 antenna system. The transmitter side includes the rate 1/3 convolutional encoder, puncturer, interleaver and 16 QAM modulator .The receiver includes the ML detector, demodulator, deinterleaver, depuncturer, and Viterbi decoder. The output will be exported to MATLAB to plot the BER curve. The rest of the paper is organized as follows. Section II describes the literature survey, Section III contains the overall block diagram and the design details of all the implemented modules. Section IV shows some simulation results.
LITERATURE SURVEY
Any digital transmission system which transmits a series of bits over a communication channel is likely to get influenced by some errors due to various factors like noise, interference etc. We need to ensure that these errors are reduced to a minimum so as not to interfere with the working of the measurements of BER on the test system. BER is a measure of how effective the system is and indicates the number of bit errors introduced in the received message. BER Testers are used to measure this value. These measurements can be done using either the software based simulations like the MC (Monte Carlo) simulations and IS (importance sampling) or using the hardware based prototyping. The various problems encountered with the existing methods are as follows. [ 
PROPOSED SYSTEM
The block diagram of the proposed communication system is as given in figure1.The implementation has been done using Verilog HDL in Xilinx ISE 12.2 and simulated using the iSim simulator M.(63C).  Convolutional Encoder: The source bit data is given at the input of the encoder. The encoder used is a rate 1/3 convolutional encoder, which is capable of performing forward error correction. It differs from the block coding in its encoding principle. In convolutional codes, the information bits are spread along the sequence. Hence it maps the information to code bits not block wise, but sequentially convolve the sequence of information bits according to some rule .The encoder has been implemented using 6 bit shift registers. For every data input, 3 coded bits will be generated. The simulation result is given in figure 3.
Fig 1: Block diagram of implemented communication system
 Puncturer: The 3 bit output of encoder is fed to a puncturer, where some of the output parity bits of the encoder are deleted as per the puncturing matrix. This has the same effect as encoding with an errorcorrection code with a higher rate, or less redundancy.
Since the same decoder can be employed for decoding, it considerably increases the flexibility of the system without significantly increasing its complexity .Using different puncturing schemes we can adapt to the channel, ie using the channel state information, send more redundancy, if the channel quality is bad and send less redundancy (more information) if the channel quality is better. We have used a 13 bit puncturing matrix. The simulation result is given in figure 4 .  Interleaver: The three bit output of puncturer is given to an interleaver to reduce the burst errors. If the number of errors within a code word exceeds the errorcorrecting code's capability, it fails to recover the original code word. Interleaving ameliorates this problem by shuffling source symbols across several code words, thereby creating a more uniform distribution of errors. The interleaver concept is implemented using two temporary 50 bit registers and counters. The data is written sequentially into these locations specified by the incrementing counter. At the other end, the data at locations specified by a specific logic is taken out. Simulation details are given in figure  5 .  Modulator: The three bit output from the inter leaver is appended with a zero to make it 4 bits, which is then mapped to signal constellation as specified by figure 2 using the 16 QAM modulation techniques. The 4 bit data is mapped into an in phase and quadrature component, each 16 bits. Simulated results are given by figure 6 .The entire transmitter has been simulated using figure 7.  Demodulator: The received signal through the channel is demodulated using the reverse process, where the 4 bit data is recovered. Simulated results are given in figure 8. 
__________________________________________________________________________________________

SIMULATION RESULTS
The coding has been done using Verilog language in Xilinx ISE 12.2 and simulated using ISim Simulator. 
CONCLUSIONS AND FUTURE SCOPE
The FPGA based BERT is a flexible and cost effective solution compared to the conventional bit error rate measurement techniques. The transmitter and receiver have been completely simulated successfully.
As an extension to the project, Verilog coding for different coding schemes and different modulations may be put on FPGA.A user friendly GUI may be developed through which the parameters of the BERT can be altered, as per choice. The main advantage of this BERT is the flexibility that it offers in terms of scalability to the new emerging technology standards and thus poses a very cost friendly and effective method.
